Parallel connection of silicon carbide (SiC) MOSFETs is a cost-effective solution for high-capacity power converters. However, transient imbalance current, during turn-ON and -OFF processes, challenges the safety and stability of parallel SiC MOSFETs. In this paper, considering the impact factors of device parameters, circuit parasitics, and junction temperatures, in-depth mathematical models are created to reveal the electrothermal mechanisms of the imbalance current. Moreover, with the incorporation of a differential mode choke (DMC), an effective approach is proposed to suppress the imbalance current among parallel SiC MOSFETs. Physics concepts, operation principles, and design guidelines of the DMCbased suppression method are fully presented. Besides, to reduce the equivalent leakage inductance and equivalent parallel capacitance of the DMC, winding patterns of the DMC are comparatively studied and optimized to suppress turn-OFF over-voltage and switching ringing. Concerning the influence of winding patterns, load currents, gate resistances, and junction temperatures, experimental results are comprehensively demonstrated to confirm the validity of theoretical models and the function of the proposed DMC-based suppression method. It is turned out the low-cost DMC is easy to design and utilize without complex feedback circuits or control schemes, which is a cost-effective component to guarantee consistent and synchronous ON±OFF trajectories of parallel SiC MOSFETs.
H IGH-FREQUENCY and high-capacity power converters are increasingly demanded for transportation electrification and smart grid applications to reduce cost, improve power-density, and save manpower [1] [2] [3] . Because of the high switching speed and low switching loss, silicon carbide (SiC) MOSFET device becomes more and more popular for highfrequency power converters [4] [5] [6] . However, due to the low yield rate in the wafer and high thermal-mechanical stress in the device, the active area of SiC chip is limited, and the current rating of commercial SiC chip is within 100 A [4] , generally. Parallel connection of SiC MOSFETs is an invertible approach to elevate the current rating of the power device and pursue the high capacity of the power converter. However, the unacceptable imbalance current among parallel SiC MOSFETs poses unsolved challenges [1] , [2] .
Static and transient imbalance current among parallel SiC MOSFETs may lead to overcurrent, over-temperature, even thermal runaway, which challenges the safety of parallel devices and limits the usable current rating [7] . The static imbalance current might be automatically suppressed by the positive temperature-dependent on-resistance of device. However, compared with Si counterpart, the on-resistance of SiC MOSFET is not sensitive to junction temperature [8] . The inherent currentsharing capability of SiC MOSFET by using on-resistance is restricted. Besides, the transient imbalance current cannot be self-suppressed by the parallel devices [9] , [10] . In contrast, the negative temperature-dependent threshold voltage undesirably increases the transient imbalance current. Due to the challenge of imbalance current, current derating is inevitable to design and use the parallel SiC MOSFETs. Current capacities of parallel devices are not fully utilized, which is undesired and uneconomical [11] , [12] . Therefore, the transient imbalance current should be carefully addressed for high-capacity applications of parallel SiC MOSFETs.
Some studies focus on the reasons of imbalance current among parallel SiC MOSFETs. From the viewpoint of manufacturing and material, SiC MOSFETs are not as mature as their Si counterparts. Differences in electrical parameters of parallel SiC MOSFETs may lead to imbalance current [13] , [14] . For instance, inconsistent threshold voltages of parallel SiC MOSFETs result in asynchronous turn-ON and -OFF trajectories, as well as the imbalance current. Besides, an asymmetrical circuit layout results in mismatched parasitics in power loops, common source loops, and gate loops among parallel SiC MOSFETs [15] , [16] . The mismatched parasitic inductances result in asymmetrical impedances and increase the imbalance current among parallel branches [17] , [18] . Furthermore, unequal junction temperatures of parallel SiC MOSFETs also lead to imbalance current by the electrothermal coupling of temperature-sensitive electrical parameters [19] [20] [21] . However, how the imbalance current generated and expanded is still poorly modeled. In-depth principles and mathematical models of the imbalance current should be carefully concerned to suppress it better.
Recently, some existing approaches have been reported to overcome the imbalance current [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] . Series resistor inserted into the parallel branches can limit the static imbalance current, but it does not affect the transient imbalance current. Some studies focus on the optimal layout of direct bonding copper (DBC) to guarantee consistent parasitics and balance currents of parallel SiC MOSFETs [22] , [23] . Generally, it is costly and time consuming to design novel and effective DBC layouts for parallel SiC MOSFETs. Additionally, an absolutely symmetrical DBC layout does not exist, so it is a very challenging task to suppress the imbalance current using optimized DBC. With the aid of differential current sensor and analog timedelay controller, the active gate driver is a practical approach to handle the imbalance current and ensure the synchronous trajectories of parallel MOSFETs [24] [25] [26] . By using active gate driver, the differential current sensor with multichannel and high-bandwidth property is difficult to fabricate. Besides, the analog feedback control is complicated to design. Therefore, to overcome the imbalance current, some simple approaches based on passive elements should be further investigated. Inductancebased passive balancing is a creative solution that has been proposed to reshape the loop impedance and limit the imbalance current [27] [28] [29] [30] [31] . The inserted passive inductances and gate resistances change the impedance of gate-source loops, the stability of parallel SiC MOSFETs in transient processes ought to be further addressed [32] [33] [34] . However, because of the benefits of low cost, fast dynamics, and easy design, passiveelement-based approaches to suppress the imbalance current are promising solutions and need more concerns.
Revisiting the imbalance current issue of parallel SiC MOSFETs, the imbalance current is a kind of differential mode current, essentially. Inspired by the successfully used common mode chokes to attenuate common mode current in highfrequency power supplies, an interesting idea is naturally generated as the imbalance current can be suppressed by a simple differential mode choke (DMC).
In this paper, in-depth mathematical models are proposed to reveal the electrothermal principles of imbalance current among parallel SiC MOSFETs. After that, a DMC-based suppression methodology is proposed, designed, and verified to guarantee the consistent and synchronous ON-OFF trajectories of parallel SiC MOSFETs. The rest of this paper is organized as follows. The phenomenon of imbalance current issue is briefly described and analyzed in Section II. In Section III, to understand the imbalance current, electrothermal mechanisms of the imbalance current are comprehensively modeled and analyzed. In Section IV, the DMC-based suppression method is proposed to suppress the imbalance current. Physics concepts, operation principles, and design guidelines of the DMC are also presented. In Section V, considering multiple impact factors, extensive experiments are provided to confirm the validity of the proposed approach. Extension and comparison of proposed DMC suppression method are illustrated in Section VI. Finally, Section VII concludes this paper.
II. PROBLEM DESCRIPTION: IMBALANCE CURRENT AMONG PARALLEL SIC MOSFETS
The configuration of parallel SiC MOSFET devices under test (DUTs) is shown in Fig. 1 . Some key variables are listed in Table I . i d1 and i d2 are drain currents, where subscripts 1 and 2, respectively, represent DUT 1 and DUT 2. Typically measured imbalance current issue of parallel SiC MOSFETs is demonstrated in Fig. 2 .
The temperature-dependent R dson and threshold voltage V th are depicted in Fig. 3 for a comparison of SiC MOSFET C2M0080120D from Wolfspeed and Si MOSFET IXFK32N100Q3 from IXYS,. The R dson of SiC device is less sensitive to temperature than Si device. The self-currentsharing capability of SiC MOSFET is limited. In contrast, the negative temperature-dependent V th degrades the currentsharing performance. Therefore, the imbalance current of parallel SiC MOSFETs is more severe than Si ones. Mechanism models and physic methods are urgently needed to understand and suppress the imbalance current.
III. MATHEMATICAL MECHANISMS OF IMBALANCE CURRENT FROM ELECTROTHERMAL PERSPECTIVE
The imbalance current among parallel SiC MOSFETs is mainly influenced by three factors: inconsistent device parameters, asymmetrical circuit layouts, and unequal junction temperatures. These inevitable factors jointly result in the imbalance current Δi d = i d1 -i d2 , which can be expressed as
where F i (·) is a nonlinear function; ΔV th and Δβ are dispersing threshold voltage and transconductance coefficient of parallel devices; ΔL d and ΔL s are mismatched stray inductances at drain and source terminals; ΔT j is junction temperature difference of parallel devices. Although the impact of individual factor may be small, the entire imbalance current Δi d might be unacceptable. Lack of mechanism models to characterize the imbalance current poses an unsolved challenge to rebalance the load currents of parallel SiC MOSFETs.
The imbalance current is nonlinearly influenced by many factors as indicated in (1) . It is not possible to consider all the impacts at the same time. Based on the small-signal analysis methodology, some essential principles of imbalance current are mathematically modeled considering the electrothermal factors one by one as follows.
A. Impact of Dispersing Device Parameters
Drain current of either SiC MOSFET in Fig. 1 can be expressed as
where g m and V th are the transconductance and threshold voltage. Transconductance coefficient is β determined by the structure size of chip [35] , which can be written as
where μ n is the majority-carrier mobility. C OX is the gate oxide capacitance per unit area, C OX = ε OX /t OX . ε OX is the dielectric constant of the silicon dioxide. t OX is the thickness of the gate oxide. Z CH and L CH are channel width and length. According to Fig. 1 , the transfer function model from gate drive voltage V G to gate-source voltage v gs can be written as
where s = j2πf is the Laplace operator; f is the specific frequency; C gs is the gate-source capacitance of SiC MOSFET; L g and L s are parasitic inductances at gate and source terminals; R G is gate resistance of gate driver, as summarized in Table I . V gs (s) is the gate-source voltage in frequency domain. The gate-source voltage in time domain can be derived from (4)
If the parameter variation of V th is ΔV th , the transient imbalance current caused by ΔV th can be expressed as
According to (4), during turn-ON and -OFF processes, because the impedances of stray inductances and capacitance are affected by specific frequency, the gate-source voltage v gs in time domain can be analyzed in frequency domain to understand the frequency-related principles of imbalance current.
Similarly, transient imbalance current caused by dispersing parameter β can be derived as
where Δβ is the parameter variation of β. Taking C2M0080120D as an example, in (2) -(6), V G = 20 V, V th = 2.6 V, β = 1 A/V 2 , R G = 20 Ω, C gs = 1980 pF at 600 V [36] , parasitics L g = 9.2 nH, L s = 7.5 nH [37] . According to (4) and (5), the numerical results of Δi d caused by ΔV th and influenced by v gs is illustrated in Fig. 4(a) . It can be found that the magnitude of transient imbalance current Δi d dramatically increases with v gs , ΔV th , and β.
The transient imbalance current in frequency domain is depicted in Fig. 4(b) . The imbalance current in three-dimensional space can be mapped to two-dimensional space as shown in Fig. 4 
(c) and (d).
Although the maximum switching frequency of SiC MOS-FET may be up to several megahertz, the commonly used switching frequency of SiC MOSFET is from several dozens of kilohertz to several hundreds of kilohertz. As shown in Fig. 4 (b) to (d), frequency-dependent transient imbalance current is attenuated above 1 MHz, considering the frequency range from switching frequency to ten times of switching frequency. Due to the not negligible imbalance current, the imbalance current in the considered frequency range should be paid enough attention.
Besides, in Fig. 4 , it can be concluded that small β is useful to reduce the transient imbalance current. The imbalance current Δi d can be eliminated if and only if ΔV th = 0. However, due 
to the difficulty of device fabrication, the parameter variation of SiC MOSFET is inevitable.
Similarly, according to (4) and (6), the impact of β is numerically illustrated in Fig. 5 . The transient imbalance current Δi d increases with v gs , Δβ, and f. Besides, it is figured out that increasing the threshold voltage V th is helpful to suppress the imbalance current.
B. Impact of Mismatched Stray Inductances
Caused by asymmetrical layouts of parallel devices in power package or power circuit, mismatched stray inductances also lead to transient imbalance current. The mismatched parasitics mainly come from power drain inductance L d and common source inductance L s in power loops.
Accounting for the mismatched L d , parallel branches in Fig. 1 satisfy Kirchhoff's voltage law, which can be expressed as
where R dson1 and R dson2 are on-resistances of parallel SiC MOSFETs.
where ΔL d is the difference of drain stray inductances between parallel branches, (7) can be rewritten as
The slope of drain current i d1 is determined by the performance of SiC MOSFET, which can be approximately expressed as
where I L is the load current in a load inductor, t r is the transient time of device's drain current rising from 0 to I L /2. Therefore, Δi d caused by mismatched L d can be expressed as
It can be seen Δi d is proportional to I L /t r , which means slow switching speed is useful to reduce the transient imbalance current caused by ΔL d . Additionally, the maximum value of transient imbalance current occurs at s = 0, which can be expressed as
Taking L d2 = 5.9 nH, R dson = 80 mΩ, L s = 7.5 nH, and g m = 2.4 S for example, the imbalance current Δi d versus ΔL d and t r is depicted in Fig. 6 . Transient imbalance current should be paid more attention for high-frequency application of SiC MOSFET with very small t r .
Similarly, considering the influence of mismatched L s , the drain currents in (2) can be written as
where v s1 = L s1 di d1 /dt and v s2 = L s2 di d2 /dt are the induced voltages by common source inductances of the SiC MOS-FET devices. If the threshold voltage and transconductance are matched (V th1 = V th2 = V th , g m 1 = g m 2 = g m ), (12) can be simplified to
where ΔL s = L s1 -L s2 . Transient imbalance current can be derived as Similar to (11) , the maximum value of transient imbalance current appears at s = 0, which can be expressed as
In the condition of L s2 = 7.5 nH and g m = 2.4 S, the impact of mismatched L s is illustrated in Fig. 7 . Comparing (14) to (10), because 1/g m > R dson , the imbalance current caused by ΔL s is smaller than that by ΔL d .
C. Impact of Unequal Junction Temperatures
Electrical characteristics of SiC MOSFETs are highly temperature-dependent. The asymmetrical layout of parallel SiC MOSFETs on a heat-sink or DBC results in unequal thermal resistances and junction temperatures. Based on (2), how temperature affects the drain current through the temperaturedependent g m and V th can be derived, which can be expressed as
where T j is the junction temperature of the SiC MOSFET. The transient imbalance current, caused by the junction temperature difference ΔT j of parallel SiC MOSFETs, can be derived as
The typical temperature-dependent g m and V th of the SiC MOSFET device C2M0080120D can be expressed as [38] V th = 2.71 − 6.37 × 10 −3 T j g m = 2.39 + 1.62 × 10 −2 T j .
According to (16)-(18), Fig. 8 demonstrates the transient imbalance current caused by unequal junction temperatures, in case of V th = 2.7 V, g m = 2.4 S, T j = 25 • C, and I L = 30 A. It can be found that the imbalance current Δi d increases with ΔT j and v gs . Big V th is helpful to suppress the transient imbalance current. Besides, it is evident that the transient imbalance current has a positive temperature-dependent coefficient, which may lead to thermal runaway among parallel SiC MOSFETs and cause damages.
According to the abovementioned mechanisms of imbalance current, it is difficult to eliminate all multiple inevitable electrothermal factors that jointly result in the imbalance current among parallel SiC MOSFETs. Therefore, some auxiliary circuits should be addressed to suppress the imbalance current. 
IV. PROPOSED DMC METHOD FOR IMBALANCE CURRENT SUPPRESSION

A. Physic Concept of the Proposed DMC
Schematic diagram of the DMC is illustrated in Fig. 9 . As shown in Fig. 9(a) , the balance load current is common mode current, and the magnetic flux density B c in the core is zero. i d1 and i d2 are affected by leakage inductance caused by leakage magnetic flux density B a in the air. As depicted in Fig. 9(b) , the imbalance current is differential mode current, and it activates the B c . The corresponding magnetizing inductance is big enough to limit the imbalance current.
From the viewpoint of impedance, the imbalance current, caused by the abovementioned impact factors, can be modeled as
where Z 1 and Z 2 are equivalent impedances in parallel branches.Operation principles of the DMC to suppress imbalance current can be characterized as four dynamic intervals, as illustrated in Table II and Fig. 10 . 1) Interval 1: At the beginning, assuming Z 1 = Z 2 , so i d1 = i d2 , currents of parallel SiC MOSFETs are balanced. 2) Interval 2: If Z 1 ࣔ Z 2 , for instance, Z 1 < Z 2 , the corresponding imbalance current in (19) circulates between the parallel branches, i.e., i d1 > i d2 in Fig. 10 . 3) Interval 3: According to the dot convention of DMC, the induced voltages in parallel branches are opposite (i.e., v m and -v m in Fig. 10 , where v m = L m dΔi d /dt). 4) Interval 4: Induced voltages regulate the imbalance current (i.e., i d2 ↑, i d1 ↓, Δi d → 0) until the currents are balanced again. It should be noted, by using the DMC to suppress imbalance current, one winding observes energy P in = v m Δi d and converts electric energy into magnetic energy. However, the other winding generates energy P in = -v m Δi d and converts magnetic energy into electric energy. Therefore, the DMC utilizes magnetic flux as a medium to transfer current from one branch to the other, and it can eliminate the imbalance current without energy loss in an ideal condition. Fig. 11(a) demonstrates a test rig for current sharing of parallel SiC MOSFETs by incorporating the DMC. According to the configuration of the DMC by using sectional winding in Fig. 11(b) , the magnetic flux density B c in the core caused by the transient imbalance current can be expressed as
B. Theory Foundation of the Proposed DMC
1) Mathematical Models of the Proposed DMC Method:
where n is the turns of winding, μ 0 and μ r are the vacuum permeability and relative permeability, respectively. D max and D min are external and inner diameters of the core. The leakage magnetic flux density B a in the air can be expressed as Fig. 11(c) indicates the schematic diagram of DMC. Equivalent parallel capacitance (EPC) C p is caused by the stray capacitor of DMC winding. It might result in ringing during turn-ON and -OFF, but it does not influence the current-sharing performance. The EPC can be minimized using optimized winding patterns.
In Fig. 11(c) , the magnetic inductance L m and leakage inductance L σ of the DMC can be expressed as
where S = ah = 0.5(D max -D min )h is the cross-sectional area of the core; l is the length of winding, as shown in Fig. 11(b) . It should be noted L σ is determined by the leakage magnetic flux density and can be eliminated using advanced winding structure.
2) Operation Principles of the Proposed DMC Method:
Ignoring the EPC, based on the proposed DMC suppression solution, according to the schematic diagram in Fig. 11(c) , controlled currents in parallel branches satisfy
If R dson1 = R dson2 +ΔR ds , (23) can be simplified to
Therefore, according to (24) , Δi d can be expressed as
It can be seen Δi d increases with I L . To avoid saturation of DMC, the DMC core material and winding turns should be optimally designed. In a dynamic state, s ࣔ 0, because L m >> L σ + L d2 + L s2 , the high-frequency transient imbalance current Δi d is mainly limited by L m . In a steady state, s = 0, (25) can be simplified to
(26) The maximum imbalance current Δi dmax is theoretically determined by the equivalent impedance ΔR dson + (ΔL d + ΔL s )/t r .
According to (25) , the ratio of imbalance current, which is defined as γ, can be expressed as In the condition of ΔL d = ΔL d = 2 nH, L σ = 1 nH, and ΔL d = 10 nH, the γ greatly decreases with the increased L m , as indicated in Fig. 12(a) . However, big L m also means bulk volume, heavy weight, and more cost. Therefore, there is a tradeoff to determine L m . Fig. 12(a) can be mapped as Fig. 12(b) and (c), the relationship between γ and L m can be expressed by a nonlinear function L m = F γ (γ, f, t r ). As long as the expected γ is determined, the designed L m can be found in Fig. 12(b) and (c). For example, in the condition of t r = 25 ns, if the ratio of imbalance current is set as γ = 5%, the minimum L m should be 2 μH to meet the desired γ according to Fig. 12(b) . As indicated in Fig. 12(c) , to guarantee the same γ in the scenario of faster di/dt, the minimum L m should be 7 μH in the condition of t r = 10 ns.
As mentioned before, it can be found that magnetic flux density in the core is the main contributor to limit imbalance current, while leakage magnetic flux density should be minimized to limit parasitic inductance and attenuate switching ringing.
C. Design Guidelines of the Proposed DMC
To optimally design the DMC for imbalance current suppression, some criteria should be fulfilled: High-frequency material, proper winding turns, enough operation magnetic flux density, and optimal winding structure. Some practical design step-bystep guidelines of DMC are as follows.
1) Step 1: Selecting Materials of Core and Wire:
Targeting at High-frequency application, AlSiFe-based metallic powder core is preferred for the DMC to reduce the loss caused by eddy-current and hysteresis effect. Besides, Litz wire is recommended for the windings to reduce the loss caused by skin effect and proximity effect.
2) Step 2: Calculating Winding Turns (n):
Winding turns n is determined by the expected L m which is decided by the map between γ and L m in Fig. 12. According to (22) , the numerical calculation of minimum turns n can be derived as
In practice, turns can be chosen as the minimum integer larger than the calculated n in (28) .
3) Step 3: Determining Operation Magnetic Flux Density
(B op ): B op is determined by the maximum imbalance current to be handled, which can be expressed as
B op is limited by the saturation magnetic flux density of core. To avoid the saturation of DMC, B op should not be larger than the saturation magnetic flux density B sat of the core material, B op ࣘ B sat , and it can be derived that
where ε is a coefficient to quantify the margin of reserved magnetic flux to resist the saturation of DMC in extreme load conditions.
4) Step 4: Optimizing Winding Pattern:
To avoid turn-OFF overvoltage caused by DMC, leakage inductance L σ of the DMC should be minimized. Besides, the EPC may activate switching ringing, and it should be minimized. These issues can be achieved using an optimal winding pattern.
Sectional and bifilar windings are the commonly used windings, as shown in Fig. 13 . Compared with the sectional winding, currents in bifilar winding flow in opposite directions. Therefore, the magnetic field created by one winding is equal and opposite to that created by the other. Thus, leakage magnetic flux density and leakage inductance of the DMC can be reduced using bifilar winding. Besides, bifilar winding performs at lower EPC because the distance between successive turns is greater than sectional winding.
The electromagnetic fields of the DMC with specific winding patterns at I L = 30 A are virtualized using finite-element analysis (FEA) tool Maxwell, as depicted in Fig. 13 . Compared with sectional winding, the magnetic flux density (B M ) of DMC by using bifilar winding is remarkably reduced as desired. Besides, the electric flux density (D E ) of DMC by using bifilar winding is much smaller than that by using sectional winding. As a result, because of the minimized leakage inductance and EPC, bifilar winding is recommended for the DMC to reduce turn-OFF overvoltage and switching ringing.
5) Design Case of the DMC:
It should be noted, like all magnetic components, trial-and-error method may be used to design the DMC. To better understand the DMC, a design example is provided:
Step 1: Choosing AlSiFe core CS229125 (μ r = 125, B sat = 1.05 T, D max = 23 mm, D min = 14 mm, and h = 7.62 mm) and Litz wire (100 strands and cross-section area 0.78 mm 2 ) as DMC materials.
Step 2: As illustrated in Section IV.B, based on the tradeoff between current-sharing performance and volume, γ is set as 5%, and L m is selected as 9 μH according to Fig. 12 . Winding turns are derived as n = 10 according to (28) .
Step 3: To handle Δi dmax = 20 A, according to (29) , B op is calculated as 0.54 T, which is much smaller than B sat . Margin coefficient ε approximates to 50%. Thus, sufficient margin is reserved to avoid saturation of DMC in extreme load conditions.
Step 4: Bifilar winding is implemented to reduce L σ and EPC as small as possible.
V. EXPERIMENTAL VALIDATIONS
To confirm the performance of the proposed DMC-based suppression method, an inductor-clamped double-pulse test platform is set up, as shown in Fig. 14(a) . Parallel SiC MOS-FETs C2M0080120D are employed as DUTs. Facilities utilized in the test rig are listed in Table III. A TI TMS320F28335 DSP control board is used to generate the gate pulses. DMC prototypes with different windings patterns are made as shown in Fig. 14(b) . Overall test conditions are selected as V dc = 600 V, I L = 20 A, R G = 20 Ω, V G = 20/-5 V, and L = 560 μH.
As mentioned in Section IV, due to the leakage inductance and EPC, performances of the DMC highly depend on the winding pattern. Commonly used sectional and bifilar windings are fabricated and evaluated, as illustrated in Fig. 15 . By using sectional winding of DMC, due to the nonoptimized leakageinductance and EPC, the resonant frequency of drain current and drain-source voltage approximates 10 MHz, which is much smaller than that by using bifilar winding (nearly 20 MHz). Because of the minimized parasitics, bifilar winding can effectively reduce the ringing during turn-ON and -OFF. Besides, compared with sectional winding, the peak value of imbalance current ratio γ is reduced from 40 to 7% by using bifilar winding. It is proved the bifilar winding can achieve better current-sharing performance and reduce switching ringing, compared with the sectional winding.
Different test conditions are further compared, including without solution, with series resistors, and with DMC. Experimental results are depicted in Fig. 16 .
In condition of no current-sharing solution, Fig. 16(a) illustrates the measured ON-OFF trajectories of parallel SiC MOS-FETs. As mentioned in Section III, the maximum imbalance current occurs at the end of turn-ON or -OFF processes. With the help of series resistors of 1 Ω inserted in the parallel branches, Fig. 16(b) demonstrates that the static imbalance current can be suppressed. However, because the utilized series resistors cannot affect the ON-OFF trajectories of SiC MOSFETs, the transient imbalance current remains. By implementing the DMC with bifilar winding, both the transient and static imbalance currents are greatly suppressed, as indicated in Fig. 16(c) .
Key characteristics of the experimental waveforms in Fig. 16 are quantified in Table IV . Because of the DMC, behaviors of parallel SiC MOSFETs approximately remain the same, including current curves, turn-ON loss E on , turn-OFF loss E off , peak current i dmax , turn-OFF loss E off , current rise time t ir , current fall time t if , voltage rise time t vr , voltage fall time t vf , and maximum voltage v dsmax . Trajectories of parallel SiC MOSFETs are forced to be synchronized and consistent. Benefitted from the minimized leakage inductance using bifilar winding, DMC nearly increases the peak value of voltages v ds during turn-OFF. Using the DMC, the ratio of imbalance current is reduced from 28 to 6%. Compared with the scenario without suppression, peak value of load current is reduced from 18.8 to 17.6 A using the DMC. That is to say, the peak value of drain current is decreased by (18.8 -17.6 )/17.6 = 7%, which is helpful to promote the safety of parallel SiC MOSFETs. Using DMC, the dv/dt of SiC MOSFET decreases and its switching loss slightly increases, compared with the scenario using series resistors. Fig. 17 further demonstrates the comparative experiments in conditions of different load currents. As seen, with series resistors, the transient imbalance current cannot be suppressed. The imbalance current increases with the load current, especially in the turn-ON process. In contrast, with the DMC, the turn-ON and -OFF trajectories of the parallel SiC MOSFETs are consistent.
The trajectories of v ds and i d during turn-ON and -OFF processes are demonstrated in Fig. 18 . It can be found that, compared with the inserted series resistors, the imbalance current between parallel SiC MOSFETs can be effectively suppressed by the DMC.
To confirm the capability of proposed DMC, comparative experiments using different gate resistances between 2.5 and 51 Ω are performed, as depicted in Fig. 19 . Small gate resistance can elevate the switching speed and di/dt of SiC MOSFET. In Fig. 19(a) , without suppression solution, decreasing gate resistance will increase imbalance current, as analyzed in Section III. Both static and dynamic imbalance currents can be well suppressed by the proposed DMC, as displayed in Fig. 19(b) .
Considering the influence of junction temperature difference ΔT j of parallel SiC MOSFETs between 0 and 25°C, experiment results are presented as shown in Fig. 20 in the condition of R g = 5 Ω. In the test bench, one device is soaked in ambient temperature environment and the other one is heated by a hotplate. Without suppression solution, the temperature difference mainly affects the turn-OFF processes. The peak value of transient imbalance current increases with the temperature difference. Because the on-resistance R dson is not sensitive to temperature, the static imbalance current is nearly affected by the temperature. It can be seen the current-sharing performance of DMC-based suppression is very robust to the temperature difference.
According to the experiments in Figs. 16-20 , a full comparison of studied solutions for imbalance current suppression is conducted as listed in Table V . The inserted series resistors cannot suppress the transient imbalance current, while the incorporated DMC can effectively suppress the transient and static imbalance current. The possible turn-OFF overvoltage and switching ringing, caused by the leakage-inductance and EPC of the DMC, can be overcome using the optimized bifilar winding. The series resistors will result in remarkable power loss and reduce the efficiency of converters. Due to the excellent currentsharing capability of the DMC, the current rating of parallel SiC MOSFET, limited by imbalance current, can be expanded. The volume, size, and cost of the DMC are slightly larger than the resistor. However, considering the perfect current-sharing capability, the proposed DMC is a more cost-effective solution in general. 
VI. EXTENSION AND COMPARISON
A. Extension of Proposed Suppression Approach
Scalability of methods for imbalance current suppression is very important. To extend the proposed method and adapt the scenario with more than two parallel devices, two geometries of DUTs and chokes are indicated in Fig. 21 . Theoretically, the maximum number of parallel SiC devices can be infinite.
Concerning geometry 1 in Fig. 21(a) , taking N-parallel SiC devices into account, primary windings of chokes are inserted into parallel branches. Secondary windings of chokes are in series, one-by-one. Primary windings flow through load current, while the secondary windings just carry imbalance current.
Concerning geometry 2 in Fig. 21(b) , each SiC MOS-FET branch contains two windings in series, and the device couples with two neighbor devices. Both primary and secondary windings of each DMC flow through load current.
It should be noted that the DMC also can be inserted into the source terminals of parallel devices, which is another alternatively effective way to implement the DMC. 
B. Comparison With the Existing Suppression Approaches
To further confirm the performance of the proposed DMC, based on existing methods for imbalance current suppression of parallel SiC MOSFETs, a comprehensive comparison is provided in Fig. 22 from viewpoints of electrical, safety, and economic indices. It can be seen that the proposed DMC approach is a low cost, fast dynamic, easy integration method for imbalance current suppression.
VII. CONCLUSION
To suppress the imbalance current of parallel SiC MOS-FETs, a DMC concept was proposed in this paper. In-depth mathematical mechanisms of the imbalance current were modeled. It was observed the imbalance current covered the normal operating frequency of SiC MOSFET, and it should be carefully addressed for the high-frequency application. The imbalance current was jointly influenced by inconsistent chips, asymmetrical layouts, and unequal junction temperatures, and it was hard to overcome by changing the SiC MOSFET itself. Auxiliary DMC was utilized to suppress the imbalance current. Its effectiveness was confirmed by the proposed operation principles, theoretical analyses, and design guidelines. Besides, it was recommended that bifilar winding was the best choice for the DMC in the proposed method to minimize the leakage inductance and EPC. Finally, the forced current-sharing capability of the proposed DMC-based suppression method was ensured by extensive experiments, which also demonstrated the effectiveness of the proposed DMC method. Moreover, considering electrical, safe, and economic indices, comparative analyses for studied current-sharing approaches were presented, which demonstrated the merits of the proposed DMC, including low cost, fast dynamic, easy integration, etc. Concerning some abnormal conditions like cross-talk, short-circuit, avalanche, etc., the interactions mechanisms between DMC and SiC MOSFET should be further addressed in the near future.
